Abstract
Introduction
Capturing signal waveforms on-chip is the most straightforward measure of in-depth diagnostics in a mixed-signal integrated circuit. As recent growth of systems-on-a-chip (SoC) markets forces to locate much more functionality and performance on a single die, most of chips appear to be mixed-signal. However, there are various physical issues that influence dynamic circuit behaviors in advanced SoCs, which finally degrades chip performance or even leads to malfunction. Examples include spurs in analog-to-digital or digital-to-analog conversion, jitters in phase-locked loops, and unstable skew variations in clock distribution network or among critical paths. Embedding signal monitoring circuitry within SoC chips provides the functionality of runtime test of circuit performance as a part of built-in self-test mechanisms as well as diagnostics of invasive factors such as noise, which is strongly helpful for calibration, validation, and improvement of physical design flow. This approach will be getting common as the integration capacity increases, where die area occupied by the embedding circuitry can trade off directly with the cost of mixed-signal test facility and also indirectly with the effective use of electric design automation (EDA) tools.
This paper proposes an architecture of on-chip waveform monitoring that realizes multi-channel waveform-accurate probing at low area consumption and with minimum offchip measurement equipments. Enabled waveform acquisition at various locations on-chip provides extended diagnostics and testability over previous works. On-chip analog test signal generation and analog signal capturing in enhancing testability of analog / mixed-signal circuits was discussed in [1] . As for more diagnostic purposes, on-chip oscilloscope macros targeting wide-bandwidth signal capturing within high-speed digital signaling have appeared in [2] [3] . In addition, on-chip measurements of power-supply and ground dynamic noises [4] - [9] , signals [10] , and clock jitters [11] [12] has also been reported. Section 2 describes a proposed architecture of on-chip waveform monitoring and discusses flow and cost of measurements, followed by details of enabling circuit techniques in Section 3. Section 4 presents design and measurement results of a 0.18-µm CMOS prototype chip, and finally, conclusions will be given in Section 5. Figure 1 shows a chip structure embedding a multi-channel waveform monitoring function, where tiny probing frontend modules locate adjacent to each circuit block to monitor and probe wiring is drawn from the module to the point of interest within the block, and every module shares a single waveform acquisition kernel that locates on the top. This ar- chitecture has the flexibility in placing the waveform monitor modules into open spaces after the completion of SoC layout, and therefore minimizes the cost of embedding.
Architecture

Overview
In order to materialize the chip structure, we have partitioned an entire monitor circuitry as shown in Figure 2 . A probing front-end module (PFE) consists of a source follower (SF) and a latch comparator (LC), where probe wiring from a target signal of interest is input to SF and its DClevel-shifted output voltage V sf is compared with reference voltage V ref by LC, immediately within PFE when sampling clock T ck is given. Therefore, output of PFE, D out , is a single bit binary digital stream. Another input signal to PFE is bias voltage V bsf given to SF. On the other hand, a waveform acquisition kernel includes a reference level generator (VG) supplying V ref from a 10-bit R-2R ladder, a sampling timing generator (TG) providing T ck from a 10-bit variable step delay generator, and a data processing unit (DPU) producing a series 10-bit digital word from Dout.
This partitioning allows to connect multiple PFEs to the single kernel with multiplexing only digital signals, T ck and D out , while distributing common analog signals, V ref and V bsf . Compared with a conventional architecture consisting of compatible circuit components given in Figure 3 where S/H signals are multiplexed at the input to analog-to-digital converter (ADC) with a successive approximation register (SAR), the proposed architecture eliminates the necessity of multiplexing analog signals of interest and therefore achieves multiple channel probing without degrading waveform acquisition performance. Here, while one of PFEs is activated during waveform acquisition, all the others are cut off from power-supply through logical control accordingly to a state register. Another key difference from SAR-ADC is found in the monotonously incremental DAC operation of VG, which also eliminates the feed-back processing needed by SA operation. Finally, since our waveform acquisition works on the basis of sampling principle, an explicit sam- Figure 4 shows the flow of waveform monitoring by the proposed architecture, based on sampling principle. The flow has dual loop operations where reference voltage loop is nested by sample timing loop, and premises that VG and TG generate incrementally stepwise voltage and sampling timing, respectively. Here, TG generates T ck for every negative edge of Mck that is initially located at a certain cycle of system clock (Sck), T sck , as shown in Figure 5 and VG is also reset and resumes V ref loop. The operation continues until user-specified loop count, and then a signal waveform at the probe is reproduced from time-series data of the digitized V sf . Here, one can also acquire an on-chip signal waveform by embedding a PFE alone as has been achieved in previous works [5] [8] , if the necessary input signals to PFE is provided from off-chip measurement equipments that are automatically controlled by PC. However, since the total loop count in the proposed waveformacquisition flow reaches the order of 10 9 , accumulated access time to the measurement equipments from the PC can not be negligible. Figure 6 roughly compares the total time of acquiring 1024 measurement points. For the cases with embedding PFE alone, the time for the simple incremental algorithm same as Figure 4 explodes while successiveapproximation like algorithm reduces it in 1/10, however, still more than 5 hours is required. On the other hand, the native time of 4 minutes is only left when embedding the whole of the system of Figure 2 that is running at 4 MHz. This is the clear motivation of the development of on-chip multi-channel waveform monitoring, where the cost of measurement time can be traded-off with that of die area.
Flow and cost of waveform acquisition
Circuit description
Probing front-end module
One from two types of PFEs using P-channel or N-channel SF shown in Figure 7 is selectively applied to the signal of interest, depending on the DC voltage level of the signal. P-channel SF works for voltage ranging from below 0 V to V dd − V th p , where V dd and V th p are the supply voltage and the threshold voltage of P-type MOSFET, respectively. On the other hand, N-channel SF works for voltage ranging from above V dd to V th n , where V th n represents the threshold voltage of N-type MOSFET. While AC small signals with DC voltage at half V dd, which is often equal to the bias point of analog circuits, can be covered either Pchannel or N-channel SF, the full voltage range in a lowvoltage digital circuit with V dd of the degree of 1.2 V can be sensed by a single P-channel SF based PFE using highvoltage, for instance, 3.3-V MOSFETs. A simple topology of Figure 7 (c) was chosen as LC in order to minimize the area of PFE. The entire PFE was designed to retain the gain of 0 dB from DC to 1.0 GHz. It should be noticed that the unexpected interaction with the circuit under monitoring must be minimized in the design of on-chip waveform monitoring circuit. The SF not only buffers the signal of interest to LC but also isolates the waveform monitoring circuit from the circuit to monitor. Therefore, the proposed PFE can apply for monitoring various kinds of signals or even noises in a mixed-signal VLSI circuit. 
Reference voltage generator
Sampling timing generator
The most straightforward implementation of TG uses voltage-controlled delay line (VCDL) for timing generation, however, the size of circuit can easily explode as the number of bits of delay step increases, and moreover, it can create significant environmental noises since all delay cells are activated at every input edge. These inappropriateness can not be mitigated even if interpolaters between delay cells or Vernier topology are applied. Therefore, we have developed a variable step delay generator (VSDG) shown in Figure 9 , where bias current, I b , is divided by an integer, n, corresponding to a digital code and thus the delay time, T delay , follows to:
where T delay is measured from negative edge of input clock, Mck, to positive edge of output clock, T ck , and T delay (0) is the minimum delay. Here, I b is regulated by a replica DLL that equates the maximum delay of T delay (2 m ) to the clock period of system clock, Sck. Figures 10 and 11 show actual implementation of 10-bit VSDG and replica DLL, respectively. VSDG is a currentmode circuit and 6-bit MSB delay step is finely tuned by injecting 4-bit LSB currents. The net maximum delay of T delay (2 10 ) is defined by subtracting offset delay (T of f set delay ) from the maximum delay (T max delay ) of the 6-bit MSB delay steps as shown in Figure 11 , and equated to the clock period of Sck by the replica DLL. Therefore, TG generates sampling time adaptively to Sck of a target circuit. The proposed VSDG-based TG is very quiet since only a single transition occurs for every timing generation along with twice transitions in replica DLL for every phase adjustment, and therefore suitable for on-chip waveform monitoring. 
Experiments
Prototype chip design
A prototype chip shown in Figure 12 was developed using a 0.18-µm CMOS technology, where eight PFEs sharing a single waveform acquisition kernel probed various wirings within a programmable 24-bit digital shift register file (SR). Another identical waveform acquisition kernel is also included for evaluation. Here, the occupied areas are 700µm × 600µm for the kernel and 60µm × 200µm for each PFE in a 2.8mm × 2.8mm chip. The kernel and PFEs were designed with 2.5-V I/O MOSFETs and located within a deep N-type well that was capacitively isolated from a common P-type substrate, on the other hand, all the other circuits used 1.8-V CMOS devices in a conventional twin well structure.
Measurement results
Measurement setup is described in Figure 13 , consisting of a logic analyzer (LA) fully controlled by PC through TCP/IP interface, power-supply and analog voltage sources, and the prototype chip mounted on a device under test (DUT) board. LA provides a digital vector to SR, DLLinc and DACinc signals that force TG and VG to increment steps, respectively, and clock signals of Sck and Mck. It also collects output from the prototype chip. Figure 14 shows waveforms on power-supply and ground wirings in SR running at Sck of 100 MHz. Two from the eight PFEs were applied, and moreover, waveform acquisition using the on-chip kernel and also that with the full use of external equipments as in a conventional way were compared. Obviously, waveforms in both on-chip and off-chip signal generation are quite consistent, thus proposed architecture of Figure 2 is successfully implemented. In TG, the replica DLL was locked to Sck through a programmable divider with a factor of 4, thus 25 MHz, and 10-bit VSDG generated the delay step of roughly 40 ps. eration with SA algorithm for 1024 point waveform acquisition is summarized in Figure 15 , which is larger than estimation in Figure 6 due mainly to additional time of data transfer from LA to PC in this measurement setup. However, more than 95% reduction of measurement time was achieved in on-chip waveform monitoring system, as expected. Figure 16 shows an example of long-time waveform monitoring on the same power-supply and ground wirings, where Mck input to VSDG relatively moved in 40 ns whenever the 10-bit step delay generation completed, as was shown in Figure 5 , until waveform acquisition of the total of 24 clock cycles of Sck. Each waveform includes 6144 data points, which is only possible with the on-chip signal generation, in terms of the measurement time. Apparent 4-clock cycle patterns are seen in the waveforms, resulting from a 4-bit repetitive pattern of "0011" written in SR.
Conclusion
Multi-channel waveform monitoring technique was proposed and implemented with a 10-bit incremental reference voltage generator using R-2R ladder and a 10-bit incremental sample timing generator incorporating a variable step delay generator. The prototype in a 0.18-µm CMOS technology demonstrated on-chip multi-point waveform acquisition at 40-ps and 200-µV resolutions synchronously to a digital test circuit running at 100 MHz. The waveforms were as accurate as those by an off-chip measurement technique, while more than 95% reduction of the waste time in waveform monitoring was achieved. It was obviously proven that the developed technique was waveform accurate, area efficient, low cost, and capable of monitoring analog and digital signals, although limited experiments on a digital test circuit were described. These factors are all requisite for diagnosing methodology toward mixed analog and digital signal integrity in a systems-on-a-chip era.
